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Abstract 
Semi-analytical model for carbon nanotube 
and graphene nanoribbon transistors 
by 
Xuebei Yang 
Carbon nanotubes and graphene provide high carrier mobility for ballistic transport, high 
carrier velocity for fast switching, and excellent mechanical and thermal conductivity. As a 
result, they are widely considered as next generation candidate materials for nanoelectron-
ics. In this thesis, I first propose a physics-based semi-analytical model for Schottky-barrier 
(SB) carbon nanotube (CNT) and graphene nanoribbon (GNR) transistors. The model re-
duces the computational complexity in the two critical but time-consuming steps, namely 
the calculation of the tunneling probability and the self-consistent evaluation of the sur-
face potential in the transistor channel. Since SB-type CNT and GNR transistors exhibit 
ambipolar conduction that is not preferable in digital applications, I further propose a semi-
analytical model for the double-gate transistor structure that is able to control the ambipolar 
conduction in-field. Future directions, including the modeling of new CNT and GNR de-
vices and novel circuits based on the in-field controllability of ambipolar conduction, will 
also be described. 
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Chapter 1 
Introduction 
Carbon-based materials, carbon nanotube (CNTs) and most recently graphene, have at-
tracted strong interest as the next generation candidate materials in nanoelectronics. CNTs 
are cylinders composed of one or more concentric layers of carbon atoms in a honeycomb 
lattice. It was in 1991 that lijima first reported the discovery of CNTs [24], although it 
is evident that CNTs had been produced much earlier. Graphene is a monolayer of car-
bon atoms packed into a two-dimensional honeycomb lattice, and it was first produced by 
Geim's group [39] in 2004. Although two-dimensional graphene is a zero band-gap semi-
metal, which is not suitable for digital applications, a band-gap opens when a field-effect 
transistor (FET) channel is fabricated on a nanometer- wide graphene nanoribbon (GNR). 
Since their discovery, there have been extensive efforts to study CNTFETs and GNRFETs. 
Compared to traditional CMOS technology which is facing many scaling problems, CNT-
FETs and GNRFETs have a lot of advantages, including: 
Ballistic transport: Both CNTs and GNRs exhibit ballistic transport, which reduces phase 
scattering and increases the carrier mobility and mean free path. For example, a mobility of 
79000 cm2V"'s"1 is reported in [13] for CNTFET at room temperature, while the mobility 
of graphene is inferred to be as high as 200000 cm2V"1s"1 in [9]. The mobility of graphene 
will decrease if it is pattered into nanoribbons, but it is still predicted in [15] that sub-lOnm-
wide GNR can have a mobility exceeding 10000cm2 V ' V . As a comparison, the mobility 
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of silicon is on the order of 100-1000cm2V-'s"1. Larger mobility leads to faster switching 
speed and larger current, both of which are preferable in circuit application. 
Thermal stability: Both CNTs and graphene exhibit extraordinary high thermal con-
ductivity. Measured thermal conductivity for CNTs is reported to be 3500 Wm'K"1 at 
room temperature [44], and thermal conductivity for graphene is reported to be around 
5000Wm"'K"' [4]. As a comparison, the thermal conductivity of copper is SSSWm'K"1 
and is MQWnr'K"1 for silicon. Large thermal conductivity leads to the ability to sustain 
high current density, which is very important in circuit application. 
Similar mobility of electrons and holes: Due to the energy band structures of CNTs and 
GNRs, electrons and holes have the same mobility. It enables similar performance in both 
p-type and n-type transistors, which is advantageous in complementary MOS (CMOS)-like 
designs. 
Currently, different families of CNTFETs and GNRFETs have been fabricated and stud-
ied, and the most important distinction is between Schottky-barrier-type (SB-type) and 
MOSFET-type FETs [25,26]. SB-type FETs are the most easily fabricated devices, since 
they use intrinsic CNT/GNR channels with metallic drain and source contacts (usually 
metal or metal silicide). MOSFET-type devices are characterized by doped CNT/GNR 
channels and Ohmic contacts, and pose more engineering challenges. In SB-type FETs, 
a SB is formed between the channel and source/drain contacts and the gate modulates the 
quantum tunneling current through the SB [23]. It is the tunneling current, as opposed to the 
thermionic current in MOSFET-type devices, that dominates the device transport. SBFETs 
are ambipolar, i.e., they conduct both electrons and holes, showing a superposition of n-
and p-type behaviors. 
Since CNTFETs and GNRFETs have attracted a lot of attention due to their superior 
performance over traditional silicon based transistors, an important challenge is to develop 
accurate and computationally efficient models for these novel devices. A good model will 
help circuit designers to have a better understanding of these devices, examine the cir-
cuit performance, propose novel designs, and also guide the development of fabrication 
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processes. Modeling approaches for such novel devices take the form of [1]: (i) com-
putationally intensive, quantum theory based non-equilibrium Green's function (NEGF) 
approaches [16,21] or (ii) simpler semi-classical approaches [5, 12,22,28,29,36,37,45]. 
NEGF-based approaches are highly accurate but extremely time consuming. Further, they 
provide limited intuition necessary for circuit design and optimization with multiple tran-
sistors. The simpler semi-classical approaches, compared to NEGF models, greatly reduce 
the computational cost. Further, they are physics-based and parameterizable, providing 
good intuition to designers. It has been shown that for MOSFET-like transistors, a semi-
classical description is valid for a channel length down to about lOnm [12,37,45,49]. 
However, when GNRFETs and CNTFETs are considered as SBFETs where switch-
ing behavior stems from the gate modulation of the tunneling probability through the 
source/drain-channel contacts, a quantum-mechanical description is indispensable [23]. 
State-of-the-art models for SBFETs, such as [5,22,28,29], are based on the semi-classical 
approach augmented with quantum theory to handle tunneling in SBFETs. The earliest 
model described in [22] was more efficient than NEGF-based approaches, but still infeasi-
ble for routine simulations required for circuit design due to two computationally intensive 
steps: (i) the calculation of tunneling probability at the SBs and (ii) the self-consistent eval-
uation of the surface potential in the channel. In [28,29], the models are made computation-
ally efficient by considering SBFETs in only the quantum capacitance limit to eliminate the 
need for self-consistent solution. However, this restricts the use of the model to ultimately 
scaled devices free of parasitics. In [5], the tunneling probability and the surface potential 
are obtained using approximate closed-form expressions at the cost of physical intuition. 
This thesis first describes an accurate and computationally efficient physics-based semi-
analytical model for SB-type CNTFETs and GNRFETs. The model includes the treatment 
of (i) both tunneling and thermionic currents, (ii) ambipolar conduction, i.e., both electron 
and hole current components, (iii) ballistic transport, and (iv) multi-band propagation. Fur-
ther, it reduces the computational complexity in the two critical but time-consuming steps 
of the semi-classical SBFET modeling approach. First, in the calculation of the tunneling 
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probability through the SB using the Wentzel-Kramers-Brillouin (WKB) approach, linear 
solutions are proposed to substitute for the computationally intensive integral for tunnel-
ing probability. Second, in the self-consistent loop to evaluate the surface potential in the 
channel, the integral to calculate the carrier densities is simplified by identifying multiple 
regions with closed-form solutions. Since the model is physics-based and does not rely on 
fitting parameters, it can be used to study variations in device parameters including CNT 
diameter and GNR width, insulator thickness, and SB height. When compared to the orig-
inal semi-classical SB-type FET model and an NEGF-based quantum transport simulation 
framework ViDES [16], the proposed model is faster by one and four orders of magnitude, 
respectively, without significant loss in accuracy. 
Secondly, the ambipolar conduction in SB-type FETs lowers the Ioa/I0s. ratio, and 
it is not preferred in digital applications. In order to address this problem, the double-
gate technique has been proposed in [33]. The authors proposed to use two independent 
gates to control the flow of current, and hence control the ambipolar conduction. This 
technique has proved to be successful and offers new design opportunities because of the 
in-field controllable ambipolar conduction. However, to date the existing semi-classical 
approach [20] for double-gate CNTFETs do not consider the effect of SBs and gives over-
optimistic results, and the quantum-theory-based simulator is computationally inefficient 
to be used in circuit design. As a result, the authors have to use a MOSFET-type model 
as validation when proposing the double-gate-device-based designs in [6,7]. In this thesis, 
an accurate and computationally efficient physics-based semi-analytical model for double-
gate transistors is proposed. The results are also compared to the NEGF-based quantum 
transport simulation framework ViDES. While the proposed model is orders of magnitude 
faster, the results are very close to that of ViDES. 
Finally, the future direction of my research is described in this thesis. The future work 
could be divided into two broad aspects: (i) In the device modeling aspect, we propose to 
incorporate non-ideality such as scattering and charge impurities into the model. We also 
propose to model CNT and GNR device with novel structures, such as the p-i-n tunneling 
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transistor, (ii) On the circuit design level, we believe the proposed model could facilitate the 
design process and inspire more novel designs. New designs and applications are presented 
in both the analog and digital domain utilizing the in-field controllable ambipolarity. 
The thesis is organized as follows: the background for graphene, CNT, and GNR is 
presented in Chapter 2. In Chapter 3, we propose a physics-based semi-analytical model 
for CNTFETs and GNRFETs. We further address the problem of reducing complexity in 
Chapter 4 and propose a model for double-gate CNTFET that eliminates the ambipolar 
conduction in Chapter 5. We finally conclude the thesis and present our future work in 
Chapter 6. 
Chapter 2 
Background 
In this chapter we first introduce graphene, which is the basis for understanding CNTs 
and GNRs. We then present CNTs and GNRs. Their structures and characteristics are 
discussed, and we also present the common fabrication process to obtain CNTs and GNRs. 
At the end of this chapter, we give an overview of CNTFETs and GNRFETs. Two types 
of FETs are presented and discussed, namely MOSFET-type FETs and Schottky-Barrier 
(SB-type) FETs. 
2.1 Graphene 
Both CNTs and GNRs originate from graphene, so this chapter will start with an introduc-
tion to graphene. Graphene is a single atomic plane of graphite with honeycomb crystal 
lattice, which is one of the best known allotropes of carbon. Although such monolayer 
atomic planes are constituents of bulk crystals, they have to be sufficiently isolated from 
the environment to be considered freestanding. However, since crystal growth requires 
high temperatures and the associated thermal fluctuations are detrimental to the stability 
of low-dimensional objects, the growth and study of one-atom-thick graphene remained 
unknown for a long time. It was not until 2004 when the single-layer graphene was first 
produced and studied in [39]. Graphene has very unique energy band diagram. There are 
6 
7 
states at the Fermi level on six Dirac points in the E-k space. At these points, graphene 
has zero band-gap between conduction and valence band, making it a semi-metal. Be-
cause of its high mobility for ballistic transport, high carrier velocity for fast switching, 
monolayer thin body for optimum electrostatic scaling, and excellent thermal conductivity, 
graphene quickly receives strong interest and is regarded as next-generation materials for 
nano-electronics. 
The production of graphene can be broadly classified into mechanical exfoliation and 
chemical synthesis. The mechanical exfoliation technique splits strongly layered graphite 
into individual atomic planes. This process produces two-dimensional crystals of high 
structural and electronic quality, and techniques including optical microscopy, atomic force 
microscopy (AFM), scanning electron microscopy (SEM) and micro-Raman spectroscopy 
are used to locate them. However, although this method can produce high-quality graphene, 
the graphene sheet is usually small, typically below 100 ^m2 [48], and it is hard to control 
its place, shapes and orientations. Furthermore, this technique is extremely labor-intensive 
to find the produced graphene. The alternate strategy that shows great promise for large 
scale integration, with implications for the future of electronics, is based on the epitaxial 
growth of graphitic layers on other crystals, also known as chemical synthesizing. In this 
method, graphene is usually grown on the substrate such as SiC and Cu and then transferred 
to the silicon wafer. This technique, compared to mechanical exfoliation, is more difficult to 
operate, usually suffers from low quality and is not easy to transfer the produced graphene 
from the materials it grows on to silicon wafer, yet it can produce large-scale graphene and 
is less labor-intensive. 
2.2 Carbon nanotubes 
Carbon nanotubes are carbon cylinders composed of a one or more concentric layers of 
carbon atoms in honeycomb lattice. Since it is demonstrated in [34] that large-diameter 
multi-wall nanotube is not suitable to build transistors because of the lack of gate effect, 
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this thesis only aims at single-wall nanotube as the research subject. It should be noted 
that although a CNT can be considered as the result of rolling up a graphene sheet, it was 
discovered much earlier than graphene. The idea of CNT was first raised and reported 
in [24] in 1991, however, it is evident that CNTs had been produced much earlier. The way 
that graphene is rolled is described by a pair of indices (n, m), which are called "chiral 
vector". Here n and m are both integers and they denote the number of unit vectors along 
two directions in graphene lattice, see in Figure 2.1. While rolling, if the original point 
and the point with indices (n, m) merge into one point, then the nanotube has the chiral 
vector (n, m). Nanorubes with different chiral vector may exhibit very different electrical 
behavior. This is owing to the unique energy band diagram of graphene. When rolling 
the graphene sheet into a CNT, it introduces another boundary condition that k(nd\ + 
777.02) = 2TTJ. Here j is an integer and k is the wave vector. Hence, according to the 
slices graphene energy band is split to a set of subbands. If the slices pass one of the 
six Dirac points where no band-gap exists between the conduction band and the valence 
band, the formed nanotube will also have zero band-gap, and such nanorubes are denoted 
metallic CNTs. Otherwise if the slices dont pass any one of the six points, there will 
be a finite band-gap in the nanotube, and these nanotubes are called semiconducting CNT. 
According to the chiral vector of a CNT, it can be easily determined whether its a metallic or 
semiconducting CNT in the following manner: If n = m, the CNT is metallic; if n-m = 3i, 
where i is an integer, the CNT has a very small band-gap; otherwise the CNT is a general 
semiconducting one. The energy band-gap in semiconducting CNT is determined by its 
diameter, Emp = Vpp7rac-C/R. Here R is the radius of CNT, ac_c =0.142nm is the carbon-
carbon bond distance and Vpp7T =2.97eV is the nearest-neighbour interaction parameter. 
The radius is determined by the chiral vector, R = ac^c/2ir \/S(n2 + m2 + mn). 
Since the day CNT was discovered many techniques to fabricate CNTs have been pro-
posed, including arc discharge, pulsed laser vaporization and chemical vapor deposition 
(CVD). Arc discharge was first proposed in [14] in 1992. In this technique, CNT can be 
produced by applying a large current of 100A to the graphite electrodes. While high-quality 
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Figure 2.1: Illustration of chiral vector. Here point O is the original point, while al and a2 
are two unit vectors. Point A has the indices (3, 2). If O and A merge into one point while 
rolling up the graphene, then the obtained nanotube has a chiral vector of (3, 2). 
CNTs could be produced, it is usually difficult to control their size and directions. Pulsed 
laser vaporization was first applied in [47] in 1996. CNTs were obtained by using laser 
to generate hot carbon vapor from graphite. Using this method, single-walled CNTs can 
be produced with controlled diameter range, yet the process is very expensive because of 
the usage of laser. The first CVD-produced CNT was reported in [55] in 1993. This is 
achieved by taking a carbon-bearing materials in gas-phase and let it decompose. The ad-
vantage of CVD process is that it can be combined into standard silicon technology, yet the 
shortcoming is that the produced CNTs are often multi-walled and defects-rich. 
2.3 Graphene nanoribbons 
Since the discovery of graphene, there has been strong interest in utilizing it as the channel 
material of the transistor. However, since the two-dimensional graphene is a zero band-gap 
semi-metal, if transistors are built on these graphene sheets directly, the lack of band-gap 
will result in a low Ion//0fr ratio. While this is not a significant issue for analog applications, 
it is a serious problem for digital applications. One of these methods is the usage of multi-
layer, typically bilayer, of graphene, which is a stack of multilayer graphene sheets. It has 
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been shown theoretically and experimentally [8,38,41] that a band-gap of 100-300 meV can 
be obtained in bilayer graphene, and it is further demonstrated that the size of the band-gap 
is proportional to the potential difference between the two graphene planes [38]. How-
ever, several simulation works [17,42] have shown that the band-gap of bilayer graphene 
is not sufficiently large to prevent band-to-band tunneling current, so it has high off cur-
rent and low Ion/I0s ratio. Nowadays the most state-of-the-art bilayer graphene transistor 
can only exhibit an Ion/Ioff ratio of 100 at room temperature [54]. An alternative way for 
band-gap opening is patterning the single-layer graphene sheet into graphene nano-ribbons 
(GNRs). It is both theoretically and experimentally proposed that the band-gap of a GNR 
is in general inversely proportional to its width [2, 53], and width confinement down to 
the sub-lOnm scale is essential to open a band-gap that is sufficient for room temperature 
transistor operation. Recently, GNRFETs with Ion/Ioff larger than 6 orders of magnitude 
at room temperature have been reported in [51, 52]. Since GNRFETs outperform bilayer 
graphene FETs in terms of I0{/I0f\- ratio at present, in this thesis we choose GNRFET as 
the subject of our study. 
Depending on the edge geometry of the GNR, there are two main types of GNRs: 
armchair-edge and zigzag-edge GNRs (AGNRs and ZGNRs), as shown in Figure 2.2. 
ZGNRs are predicted to be metallic by a simple tight-binding model, but a band-gap ex-
ists in more advanced, spin-unrestricted simulations [46]. For digital circuits applications, 
the focus has been on using AGNRs as the channel material, so only AGNRs are stud-
ied in this thesis. The AGNRs are usually denoted by N, which is the number of car-
bon atoms alongside the width direction. The width of the AGNR could be expressed as 
W = \/3ac_c(N — l)/2, where ac_c is the carbon-carbon bond distance. AGNRs exhibit 
a one-electron band-gap with a period three modulation in the confined in-plane direc-
tion [53]. The band-gap in AGNRs originates from quantum confinement and edge effects 
play a critical role [46]. 
Two basic approaches to produce GNRs have been proposed in literature. The first 
method is based on lithography [2]. E-beam resist and hydrogensilsesquioxane (HSQ) is 
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(a) 
(b) 
Figure 2.2: Illustration of (a) AGNR and (b) ZGNR. 
first spun on the graphene sheet to form the mask which defines the nanoribbons. Oxygen 
plasma is then used to etch away the unprotected graphene, leaving the GNRs under the 
HSQ mask. However, limited by the lithography technology today, the width of GNRs is 
very difficult to go beyond 1 Onm, and strong edge roughness exists. The alternative method 
to produce GNRs is based on chemical approaches. For example, in [32], graphene sheet is 
first heated to 1000C in the gas containing 3% hydrogen in argon for 60s, and is dispersed 
in a 1,2-dichloroethane (DCE) solution of poly (m-phenylenevinylene-co-2,5-dioctoxy-p-
phenylenevinylene) (PmPV) for 30 minutes. Centrifugation is then used to remove large 
pieces of materials including large graphene pieces and not fully exfoliated graphite flakes 
from the supernatant, and AFM is used to locate and characterize the produced GNRs. Sub-
1 Onm GNRs have been successfully fabricated and studied using the this method. Recently, 
other new approaches have been reported. For example, in [27,31 ] GNRs are produced by 
unzipping CNTs using chemical ways. In [11], a CVD approach is used to fabricate GNRs. 
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2.4 CNTFETs and GNRFETs 
There are two major types of CNTFETs and GNRFETs depending on their structures: 
MOSFET-type FETs and Schottky-Barrier-type FETs (SB-type FETs). 
MOSFET-type FETs: Figure 2.3 (a) and (b) shows the structure of MOSFET-type FETs 
and their energy band diagram. The source and drain are heavily doped CNTs or GNRs, 
while in the channel CNTs or GNRs are intrinsic or lightly doped. At the source-channel 
and drain-channel interface, Ohmic contact is formed, and in the channel there is an en-
ergy barrier. Since both source and drain are heavily doped, for example, N doped, hole 
current is greatly suppressed and can be ignored. Only electron current needs to be con-
sidered. Similarly, if the source and drain are P doped, only the hole conduction needs to 
be considered. Hence, if the drain voltage is fixed and we plot the IQS versus VGS curve, 
these devices exhibit MOSFET-like unipolar I-V character. Like traditional MOSFETs, 
the major current type is thermionic current, which is the current flowing above the barrier 
in the channel. When gate voltage is applied, the barrier will be lowered and the current 
will increase. It is by this way that the gate voltage controls the drain current flow. 
SB-type FETs: Figure 2.3 (c) and (d) shows the structure of SB-FETs and their energy 
band diagram across the channel. Both source and drain are metal, while in the channel the 
CNT or GNR are intrinsic or lightly doped. In contrast to MOSFET-type FETs, now the 
source-channel and drain-channel interface is between metal and CNT/GNR, and instead 
of Ohmic contact, SBs are formed at the interface. Also in SB-type FETs, both hole current 
and electron current are possible, so if we fix VDs and plot the /DS-^GS curve, it will exhibit 
ambipolar characteristics, and the ambipolar performance has inspired new structures of 
circuit design. The major current type in SB-FETs, unlike MOSFET-type FETs, is tunnel-
ing current through the Schottky barrier. The gate voltage serves to modulate the shape of 
the Schottky barrier, thus controlling the current flow. 
Comparison: The most important difference between MOSFET-type FETs and SB-type 
FETs in terms of IDS-^GS behavior is the ambipolar conduction. In traditional digital appli-
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Figure 2.3: (a) is the structure of MOSFET-type FETs. Both source and drain are heavily 
doped CNTs or GNRs, while the channel uses intrinsic or lightly doped CNTs or GNRs. (b) 
is the energy band diagram across the channel for MOSFET-type FETs. (c) is the structure 
of SB-type FETs. Both source and drain are metal, while the channel uses intrinsic CNT 
or GNR. (d) is the energy band diagram across the channel for SB-type FETs. 
cations, the ambipolar conduction reduces 7on//0tf ratio, causes extra static power loss and 
may even result in functional failure. Therefore, MOSFET-type transistors are preferred in 
digital applications. However, the fabrication of MOSFET-type transistors require doping 
of CNTs or GNRs. Due to the small size of these materials, traditional doping techniques 
are losing effectiveness. Although novel doping techniques have been proposed to address 
this problem [52], they are far from maturity at this moment. Hence, the fabrication of 
MOSFET-type transistors are much more difficult than SB-type FETs and as a result most 
of the transistors to date fabricated exhibit ambipolar conduction. 
Chapter 3 
Modeling of SB-type CNTFETs and 
GNRFETs 
While extensive efforts have been put on studying and improving the fabrication process of 
CNTFETs and GNRFETs, it is of equal importance to build accurate and computationally 
efficient models for this novel devices. These models could help circuit designers to have 
a better understanding of these devices, examine the circuit performance, propose novel 
designs and also guide the development of fabrication processes. Traditional models for 
silicon MOSFETs are usually based on diffusion and drift theory, however, when describing 
the performance of CNTFETs or GNRFETs with a channel length on the orders of tens 
nanometer, these models are losing validity. This is mainly because traditional approaches 
are based on the assumption that there is significant scattering inside the channel and the 
mean-free-path (MFP) for carriers is much smaller than the channel length [1], yet this 
assumption is no longer appropriate as the devices are shrinking, and MFP for CNTs and 
GNRs is much longer than the channel length. 
Since traditional approaches are no longer suitable to describe CNTFETs and GNR-
FETs, many new models [5,12,16,21,22,28,29,36,37,45] have been proposed. There 
are generally two approaches in modeling: (i)computationally intensive, quantum theory 
based non-equilibrium Green's function (NEGF) approaches [16,21] and (ii) simpler semi-
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classical approaches [5,12,22,28,29,36,37,45]. NEGF-based approaches are highly ac-
curate but extremely time consuming. Further, they provide limited intuition necessary 
for circuit design and optimization with multiple transistors. The simpler semi-classical 
approaches, compared to NEGF models, greatly reduce the computational cost. Further, 
they are physics-based and parameterizable, providing good intuition to designers. It has 
been shown that for MOSFET-like transistors, a semi-classical description and is valid for 
a channel length down to about lOnm [12,37,45,49]. However, models for SB-type FETs 
usually suffer from large computational burdens in two steps: (i) the calculation of tunnel-
ing probability at the SBs and (ii) the self-consistent evaluation of the surface potential in 
the channel. 
In this chapter, we describe an accurate and physics-based semi-analytical model for 
SB-type CNTFETs and GNRFETs. Existing semi-classical approaches are introduced in 
Section 3.1 and the proposed model is presented in Section 3.2. We will further address the 
problem of reducing complexity of the model and present the results in Chapter 4. 
3.1 Existing models 
In this section we give an overview of the existing models for CNTFETs and GNRFETs. 
The section starts by the introduction Landauer formula because it is a formula widely used 
to calculate current in ballistic transport region and all the models that will be introduced 
are based on it. According to Landauer formula, the current for each subband is evaluated 
as: 
1 =
 T /°° ( / (E " EFS) ~ f{E ~ EFD)) T{E) dE 
where / is the drain current; h is the Plancks constant; / ( ) is Fermi function; EFs and EFrj 
are Fermi levels in source and drain contacts; T is transmission coefficient, which is the 
probability that a carrier from one contact can reach the other. When voltages are added 
to a transistor, EFs and EFF) are known, so the only unknown parameter is transmission 
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Figure 3.1: Schematic for top-of-the-barrier approach [57] 
coefficient. Therefore, the evaluation of the transmission coefficient is the key point of all 
the models. 
Top-of-the-barrier model: Top of the barrier model [45] is a semi-classical model suitable 
to treat MOSFET-type FETs. MOSFET-type FETs have Ohmic contact at the drain-channel 
and source-channel interface and the model further assumes that the channel is ballistic 
without scattering. Therefore, the transmission coefficient can be assumed to be 1 over 
the barrier and 0 below the barrier. The schematic of the approach is shown in Figure 3.1. 
The difficulty of the top-of-the-barrier model is the evaluation of the barrier height inside 
the channel, which is calculated in a self-consistent approach. Since the top-of-the-barrier 
model lacks the ability to evaluate the transmission coefficient for tunneling current, this 
model is not suitable for SB-type FETs. 
Stanford MOSFET-type CNTFET model: The Stanford CNTFET model [12] is also a 
model suitable to treat MOSFET-type FETs. This model has the following major difference 
from top of the barrier model: 1) there is no assumption for ballistic channel and scattering 
effect is considered. This means the transmission coefficient above the barrier is less than 
1. 2) Band-to-band tunneling current is considered. 3) The integral in Landauer formula 
is valid when states can be considered continuous, but in small devices states are separate 
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far from each other and are considered discrete. Instead of using integral, Stanford model 
treat each state discretely. Since this model cannot handle tunneling current through SBs, 
it is not suitable for SB-type FETs as well. 
Stanford SB-type FET model: Stanford SB-type FET model [22] is a model suitable 
to treat SB-type FETs. This model includes the self-consistent evaluation of the surface 
potential inside the channel and uses Wentzel-Kramers-Brillouin (WKB) approach to cal-
culate the transmission coefficient for tunneling current. Although accurate and physically 
intuitive, this model is very computationally expensive. 
Jimenez model: Jimenez proposed two models in [28,29] to model SB-type CNTFETs 
and GNRFETs, respectively. It is assumed that the devices are in quantum capacitance 
limit region in these models, and thus the self-consistent evaluation of the surface potential 
could be avoided. However, while this assumption decreases the computational burden, it 
also restrict the use of these models. 
Arizona State University model: Yu Cao's group in Arizona State University propose a 
model in [5] which is suitable to simulate SB-type CNTFETs. In this model, several curve-
fitting techniques are used to improve the computational efficiency. However, this approach 
at the same time loses the physical intuition, which is very important to circuit designers. 
ViDES: ViDES is an open-source NEGF-based model [16]. It is able to simulate both 
MOSFET-type FETs and SB-type FETs by means of atomistic pz tight-binding Hamilto-
nian within the real and mode space approximation. It self-consistently solve the Greens 
function and the Poisson equation at atomic level, and hence is very computationally ex-
pensive. 
3.2 Semi-analytical model 
In this section, we describe the basic semi-analytical model for SB-type FETs. Both CNT-
FETs and GNRFETs are modeled, yet since the basic approaches are very similar, only 
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CNTFETs are presented as illustration in this section. 
The SB-type CNTFET considered in this section has a coaxial gate geometry as shown 
in Figure 3.2. The CNT is surrounded by a layer of insulator, which could be oxide or 
high dielectric materials. Outside the insulator is the coaxial gate. It should be noticed 
that the proposed approach can treat other geometries as well, such as back-gate CNTFETs 
or double-gate GNRFETs as discussed in Section 4.3.2. The current through the FET is 
calculated using the widely-used Landauer formula [10]. Different from MOSFET-type 
FETs where either electrons or holes dominate the conduction, in SB-type FETs both elec-
tron current and hole current are important. Therefore, the total current is given by the 
following expressions: 
/electron = ^ T (f(E - Ers) - f(E - EFD)) Te(E) dE 
/hole = T [^ (HE™ ~E^~ f^FS ~ E^ Th^ 6E 
'
l
 J-oo 
1 = -'electron ~r -thole 
where / ( ) is the Fermi function, EFS and EFD are the Fermi levels at the source and the 
drain, respectively, and Te (Th) is the transmission coefficient for electrons (holes). When 
all terminal biases are added, the only parameters that remain unknown are the transmission 
coefficients for electrons and holes. 
3.2.1 Calculating the transmission coefficients: 
At each contact the transmission coefficients for electron current and hole current need to 
be calculated, for a total of four coefficients: TSe, TSh, TDe and TDh. The final transmission 
coefficients for electrons Te and holes Th are obtained by combining TSe, TDe and T$h, Zbiv 
The current is divided into two components: thermionic current, which flows above 
the SBs and tunneling current, which flows through the SB. Whereas the transmission 
coefficient is 1 for the thermionic current, it is given by the tunneling probability for the 
tunneling current. The tunneling probability is calculated using the simple but accurate 
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Figure 3.2: Coaxial CNTFET. (a) and (b) are cross sections along and perpendicular to the 
channel direction of the CNTFET. 
Wentzel-Kramers-Brillouin (WKB) approach that has been widely used in literature [18]. 
Based on the WKB approach, the tunneling probability T is given by 
T = exp - 2 kz(z)d: (3.1) 
where Zjnjt and Zf\nai are the classical turning points, illustrated in Figure 3.3, and kz is the 
parallel momentum related to the E-k relationship of CNTs. Consider electron tunneling 
(a) (b) 
Figure 3.3: Illustration of the classical turning points. Note that in (b) there is band-to-band 
tunneling. 
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for example. kz is given by the expression: 
Es/2 - {Ec(z) - E)s 2 
l.oflc.cVppW 
|3n - 41 
3R 
where kn is the perpendicular momentum of the nth sub-band, Eg is the energy band-
gap, Ec(z) is the bottom of the conduction band in the z direction, R is the radius of the 
CNT, ac.c is the carbon-carbon bond distance [3], and VppiT is the carbon-carbon bonding 
energy [35]. 
It should be noticed that in Figure 3.3 (b), band-to-band tunneling current is possible. 
This phenomenon usually happens when the voltage added on the gate is very large. Under 
such conditions, the bottom of the conduction band inside the channel is lower than the top 
of the valence band at the source or drain contact, or the top of the valence band inside the 
channel is higher than the bottom of the conduction band at the source or drain contact. 
Hence, instead of tunneling from the contact interface into the channel, carriers will tunnel 
from the conduction band into valence band or from valence band into conduction band 
inside the channel. This effect can also be successfully modeled by the WKB approach. 
Neglecting phase coherence, the overall transmission coefficient is given by [10]: 
T _ rse(Sh)7be(Dh) 
e ( " ) rp , rp rp rp 
JSe(Sh) + -iDe(Dh) — J Se(Sh)J De(Dh) 
Modeling the energy band diagram: In order to evaluate the transmission coefficients for 
the electron and hole tunneling current, the energy profile for the bottom of conduction band 
Ec(z) and the top of valence band Ev(z) need to be modeled, respectively, as illustrated 
in Figure 3.4. For a long channel, where the SBs at the source and drain contacts do not 
influence each other, the bottom of the conduction band inside the channel Ebot is given by 
the expression: 
Ebot = 9?SB + ^scf + QVfo 
where <^ SB is the SB height, Uscf is the surface potential, and T4b is the flat band voltage. For 
the coaxial gate geometry, the conduction band EQ near the two contacts can be modeled 
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as [29]: 
•Ec.rightO = (^SB - qVos) ~~ (^SB - Ebot 
-z(---c-) 
qVDS){l - e 'ins 
where tins is the thickness of insulator and L is the channel length. Similarly, the top of the 
valence band is shifted down by a value of E&, which is the energy gap of the CNT. 
Note that when ipSB — QVDS > Ebot, at drain side there is Schottky barrier for electrons, 
so there is electron tunneling current; while if ^SB ~ qVr>s < Ehot, the Schottky barrier is 
for holes, so there is hole tunneling current. For the same reason, if <pSB > Ebot, at source 
side there is Schottky barrier for electrons, while if <^ SB < Ebot, there is Schottky barrier 
for holes. 
Determining the surface potential: The surface potential USCf still remains to be evaluated 
in order to model the energy band diagram. It is solved through a self- consistent loop 
[ 12,22,45] according to: 
Kef = UL + UP 
where UL is the Laplace potential due to the applied terminal biases and UP is the potential 
22 
c 
FGSincreases , ^ ' VDS increases 
Source Channel Drain 
Figure 3.5: How VGS a nd Vbs change the band diagram 
due to the change in carrier densities. If the substrate is sufficiently thick, UL = —qVG. 
Evaluating Up is computationally demanding, however, since it depends on the change in 
carrier densities as explained below. Consider electrons for illustration. When the terminal 
biases are zero, the electron density in the channel is: 
/•oo 
jV0 = / D(E)f(E-E?)dE 
where D(E) is the density of states at the bottom of the conduction band [10] and f(E—EF) 
is the Fermi function. Note the integral is from the bottom of the conduction band to 
infinity. When the terminal biases are not zero, the device is not at equilibrium and the 
states at the bottom of the conduction band are filled by two different Fermi levels. States 
with positive velocity (N+) and negative velocity (N~) are filled by electrons according to: 
1 r°° 
7V+(-) = - / D(E-Uscf)f+^dE 
'Ebl 
Here / + and / " are the Fermi functions modulated by the SBs [22], given by: 
P+ _ T$fs + Tp/p — T s r D / D 
r 
r 
TS + TD- TSTD 
Tsfs + 7p / D — TsTD/s 
Ts + TD - TsTp 
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and Up is then evaluated as: 
UP = ~-AN = ±-(N+ + N- - N0) 
where Cins is the insulator capacitance. Since this UP is the potential due to the density 
change in electrons, the effects of holes must be added to obtain: 
UP = £-(ANe-ANh) 
' - ' ins 
It should be noticed that this approach is valid regardless of whether the device is in 
quantum capacitance limit region. 
g2d(AJVe - Al\) 
CQ = d£4,f 
Using CQ to express C/scf, it can be written as: 
2 
Uscf=UL + -^-(ANe-ANb) 
'-'ins 
= uL + ^ u s c { 
(-'ins 
If CQ <C Cins, the device is in the so called quantum capacitance limit. In such situations, 
it can be seen from the formula above that C/scf = UL, and hence there is no need to 
performing self-consistent simulation to obtain Usc{. This is the scenario considered in the 
Jimenez model [28,29]. 
Figure 3.5 shows how VQS and VQS change the energy band diagram. The increase of 
VGS will lower the conduction band and valence band in the channel, but the top of the 
Schottky barrier at the drain contact and source contact is fixed. If we choose the Fermi 
level at source contact to be the energy reference point, or in other words, EFS =0, the top 
of the Schottky barrier at source side is fixed to </?SB and <^SB _ QVDS a t the drain side. If 
VDS is increased, however, not only the top of the Schottky barrier at drain side will be 
lowered, the conduction band and valence band in the channel will also be down-shifted. 
The latter effect is mainly due to the fact that the increase of VDS will change the number of 
carriers in the channel, which determines Up. Since Uscf = UL + UP, the conduction band 
and valence band will be influenced. 
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The most computationally intensive steps of SBFET modeling is thus the self-consistent 
solution for the surface potential Uxu which has to be repeated for each combination of 
terminal biases. Within the self-consistent loop, the core computational steps are (i) the 
evaluation of carrier densities, including electron density and hole density, and (ii) the 
transmission coefficients Ts and TD at the source and drain contacts for both electrons and 
holes. The next chapter describes the techniques to reduce the computational complexity 
of these steps in SB-type FET modeling. 
Chapter 4 
Reducing computational complexity 
In this chapter, we describe two key simplifications to greatly reduce the computational 
complexity in SBFET modeling. These simplifications do not rely on fitting parameters, 
and hence preserve the physics-based properties of the semi-classical approach necessary 
for parameterized circuit design and optimization. 
4.1 The transmission coefficients 
While evaluating the transmission coefficient for tunneling current, the integral of kz in the 
WKB approach (Equation 3.1) has to be solved numerically. Traditionally, kz is calculated 
at each grid point in the channel between the two turning points and is computationally 
expensive. In this thesis, we derive linear solutions to replace this integral as follows. 
Without loss of generality, consider kz in the lowest subband for the electron tunneling 
current. 
M*) = W*S ,w-w*)-*r' 
1 .0 f l c _ c Vnn-jT 
1 \ 2 f EJ2 - (Ec(z) - E) 
3RJ V 1.5ac.cK ppw 
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Oc-c •"pp-n- \ / i^a 
l-5ac.cVpp7r V V 2R J \ 2 
(Ec(^) - E) 
'¥)2-(%-(Ec(z)-E) 
i.$ac_cvppn v V 2 y v 2 
Note that Ec{z) — E monotonically decreases from zm{t to zfina| and Ec(zf\na\) = E. Con-
sidering the following two cases: 
(i) Ec(z-m\t) — E < Eg/2: As shown in Figure 4.1(a), kz(z) decreases monotonically. The 
integral in Equation 3.1 is the area between the x-axis, y-axis, and kz(z), which is roughly 
the area of a triangle. Hence, the integral can be simplified to the product of fcz(~'nit 2 " f i n a l ) 
a n d 2:finai — 2jni t. 
(ii) Ec{zm\t) — E > -Eg/2: As shown in Figure 4.1(b), kz(z) increases first, then decreases 
monotonically. The integral in Equation 3.1, or the area between the x-axis, y-axis, and 
kz(z), can be regarded as the area of a triangle and a trapezoid. The triangle and the 
trapezoid are separated at zpeak, where 2peak satisfies i?c(~peak) — E — Eg/2 and kz(zpeak) 
reaches its maximum. From the model for the energy band diagram, 
^ins , 'PSB — -Ebot 
^peak In 2 E + EJ2 - Ebot 
Hence, the integral can be simplified to 
ft;z(^peak)/ N {kz{Z\nit) + kz(zpeak)) ^ 
^ V^final ^peakj H ~ V -^peak ^-init/ 
Therefore, instead of computing kz at each grid point in the channel between the two turning 
points, the transmission coefficients can be evaluated using only one or two expressions for 
kz. This reduces the computation time significantly, with negligible impact on accuracy, as 
presented in Sec. 4.3. 
4.2 Electron and hole densities 
In the self-consistent loop, the calculation of UP is computationally demanding since the 
change in both electron density and hole density must be evaluated numerically at each grid 
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Figure 4.1: kz(z) when (a) E{ Cl^initJ E < EJ2 and (b) £ c ten*) ~E> Eg/2 
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Figure 4.2: (a) Ehot > Eexp, (b) £b o t < Eexp and < S^B - ^bot < VDS, (c) Ehot < Eexp, 
VSB ~ Ehot < Vbs and </?SB - VDS < Eexp 
point. In our work, we propose a transformation that simplifies the calculation of carrier 
densities as follows. Without loss of generality, consider electron density. The density of 
electrons in positive velocity states N+ and in negative velocity states N~ are: 
N+
 = \ I" D(E - ^ f ) / + dE 
1
 r
 D{E _ Uscffsfs + TDfD - TSTD/D dE 
D0(E - Ebot + Es/2)(Tsfs + TDfD - TsrD/D) 
Ebol 2^(E - Ebot + £g/2)2 - (Es/2)*(Ts +TD- TSTD] dE 
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N-=l DQ{E ~ Ebot + ^ / 2 ) ( r s / s + TofD ~ r s T p / s )
 C\E 
Similarly, 
lEhM 2y/(E - Ebot + ^g/2)2 - (£g/2)2(Ts + TD - TSTD) 
Here, / s and /D are Fermi function of the source and the drain respectively. The total 
electron density is equal to N+ + N~. Since both / s and /D that include exponential terms 
appear in both N+ and N~, we rearrange terms to simplify the integrals as follows. 
N = r A ) rJ E~ Ebot + EJ2 2Ts/s - r sTD/s d£ 
1
 2 JEbM ^ ( £ - £ b o t + £ g /2 )2- (£ g /2 )2r s + TD - TSTD 
A) Z*00 E - Ebot + i?g/2 2TD/D - T$Tvfo 
2
 " "2" 4 W v/(£ - ^ot + Eg/2)2 - (£g/2)2 Ts + TD - TsTo 
Note that since N+ + N~ is equal to Nx + N2, rearranging terms does not change the final 
result. By making the substitution 
E' =
 XI{E-Eh0t + EJ2Y-{EJ2Y 
and setting 
E=,J(E'f + {Ej2f-Ej2 + EhoU 
Ni and N2 can be written as: 
/ v = Do f00 2TS(E) - Ts(E)TD(E) 
'
x
 2 i 0 Ts(E) + TD(E)~Ts(E)TD(E)Js{ ) 
N -
D
° r 2rD(£) - TS(E)TD(E) ,(F)dF, 
. ^ - T i , Ts(E)+TD(E)~Ts(E)TD(EyME)dE 
The integrals are then simplified as follows, and we illustrate this by considering N\\ 
/ v = Do r 2TS(E) - TS(E)TD(E) 
1
 2 J0 Ts(E) + TD(E)-Ts(E)TD(E)Js[ } 
= -£ / T{E)h(E)&E> 
L
 Jo 
Do 
2 J™ P (y/(E')* + (Eg/2)* - EJ2 + EJ) &E
1 
D f°° 
- M P(E')dE' (4.1) 
* Jo 
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In order to simplify the integral, it is necessary to investigate the shape of P(E'). P(E') 
is the product of two terms: the Fermi function and the transmission coefficient (T-term). 
At low energies, the Fermi function is always close to 1 and the T-term dominates the shape 
of P{E'). When the energy increases, the Fermi function has an exponential behavior, and 
changes in the value of the T-term are slow in comparison to the exponential fall-off in the 
value of the Fermi function. Hence, the shape of P(E') is dominated by the Fermi function 
in this regime. We assume that Fermi function begins to exhibit exponential behavior at the 
energy E' = Eexp where fs{JE^p + (Ee/2)2 - Eg/2 + £bot) « 0.90. With this boundary 
condition, we divide the problem into the following regimes, as illustrated in Figure 4.2: 
1- ^bot > Eexp 
P(E') is monotonically decreasing in this situation. In order to simplify the integral, 
we use the bisection method to find the point E' = Em where P(Em) = 1/2P(0), 
and approximate the integral in Equation 4.1 to 2P(Em)-Em. 
2. Ebot < Eexp and < S^B - Ebot < VDS 
Under these conditions, there are two regions separated by Eexp. In the first region, 
the Fermi function is almost constant and the T-term dominates the shape of the 
curve. Upon closer examination, it is clear that the T-term is equal to T$(E) be-
cause T0(E) = 1. We use a linear function to simplify the integral by calculating 
Ts(Eexp/2), and simplify the integral in this region to Ts(Eexp/2)-Eexp. In the second 
region, the Fermi function dominates, and the conditions are similar to Ebot > Eexp 
above. The total value of the integral in Equation 4.1 is given by the sum of the two 
regions. 
3. Ebot < Eexp and (pse — Ebot > VDS 
Under these conditions, there may be two or three regions, depending on whether 
^SB — Vbs is above Eexp or not. If ^SB — VDs > Eexp, it is similar to condition (2) 
above. There are two regions, with the T-term dominating the first. Although the 
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Figure 4.3: CNTFET model validation for ^DS =0.4V, 0.6V and 0.8V. 
T-term is not equal to T$(E), it is still possible to use a linear function to simplify 
the integral. In the second region, the Fermi function dominates and it is equivalent 
to case (1) above. If < S^B _ ^DS < Eexp, there are three regions. The first interval is 
from from 0 to the point where y/(E')2 + (Es/2)2 - Eg/2 + Ebot = < S^B - VDS. If 
the energy increases to Eexp, it is in the second region where only the source has SBs. 
In both regions, we use a linear function to simplify the integral. Finally, the third 
region uses the same conditions as (1) above. 
Although the self-consistent loop is still needed to evaluate C/SCf, simplifying the calcu-
lation of the transmission coefficients and the carrier densities reduces the computational 
burden in the two core loops significantly. Hence, the overall complexity of the semi-
classical SBFET model is reduced without loss in accuracy. 
4.3 Results and discussion 
We begin by comparing the results of our proposed semi-analytical model to both the origi-
nal semi-classical model and ViDES [16], which is a rigorous quantum atomistic simulator. 
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Figure 4.4: Comparison of transmission coefficient between ViDES and the proposed semi-
analytical model. 
We consider a CNTFET with coaxial gate geometry and a 20nm long (13,0) CNT channel. 
The gate insulator is silicon-di-oxide with iins = lnm. The SB height is assumed to be 
half of the band-gap. from our semi-analytical model, the original semi-classical model, 
and ViDES are presented In Figure 4.3, the I-V curves obtained for several bias points. 
Ambipolar characteristics due to both electron and hole conduction are clearly shown, and 
the drain voltage exponentially increases the minimum leakage current. The point of mini-
mum current is at Vcs = Vbs/2. As drain voltage increases, SBFETs show linear behavior 
in the overall range of gate bias. For example, the drain current and the channel charge for 
VDs = 0.8V are linearly proportional to VGS, whereas those for VDS = 0.4V show expo-
nential behavior in the sub-threshold region. Note that the difference between the results 
of the proposed semi-analytical model and the original semi-classical model is very small, 
which demonstrates that our simplification doesn't result in significant loss of accuracy. 
In comparison, the difference between results of the proposed model and the ViDES is 
slightly larger, but this is mainly due to how the transmission coefficients are calculated 
in different approaches instead of the simplification. The comparison of transmission co-
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efficients between ViDES and the proposed semi-analytical model is shown in Figure 4.4. 
ViDES considers phase coherence of two SB scattering and the energy profile is more 
rigorous, which explains the oscillating nature of the computed transmission coefficient. 
However, this treatment is at the atomic level and extremely computationally expensive, 
so it is not feasible in semi-classical approaches. In contrast, the proposed semi-analytical 
model does not consider the phase coherence of two SB scattering, so the transmission 
coefficient increases monotonically. Table. 4.1 presents the average computational time for 
80 bias points for ViDES, the original semi-classical model, and the proposed model. Our 
proposed semi-analytical model is one order of magnitude faster than the original semi-
classical model and four orders of magnitude faster than ViDES. 
Table 4.1: Average computational time for NanoTCAD ViDES, original semi-classical 
SBFET model, and the proposed model. 
Model 
NanoTCAD ViDES 
Semi-classical SBFET model 
Proposed semi-analytical model 
Time 
8-10 hours 
20-30 seconds 
2-4 seconds 
4.3.1 Parameter variations 
Parameter variations play an important role in CNTFET electronics because they signifi-
cantly influence both the "on" and "off current. Typical parameters considered in CNT-
FET simulation and design include CNT chirality, insulator thickness, and SB height. Our 
model is able to simulate the effect of parameter variations. Although prior work [21,22] 
has investigated these problems in detail using rigorous simulation approaches, our semi-
analytical model is able to provide results that are consistent with these more rigorous 
approaches in a fraction of the time. In this section, we will present the simulation results 
of variations in CNT chirality (and hence, diameter), insulator thickness, and SB height. 
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Figure 4.5: The effect of CNT chirality on the drain current. VDS=0.6V, tms is 1.5nm, and 
channel length is 20nm. 
CNT chirality: The diameter of a CNT is determined by the chirality, while the energy 
band-gap is inversely proportional to the diameter. We simulated (11,0), (13,0), and (17,0) 
CNTFETs, and the results are shown in Figure 4.5. As the diameter increases, the band-
gap decreases. This allows more electrons and holes in the conduction and valence bands, 
respectively, thereby increasing the current. However, a small band-gap also increases the 
"off current, so the Ion/I0ff ratio is lower. 
Insulator thickness: The insulator thickness iins influences the SB thickness and the gate 
capacitance. As t-ms increases, the SBs at the two channel ends also become thicker and the 
gate capacitance decreases. A low gate capacitance means the gate has less control over 
the drain current, and a thick SB lowers the tunneling probability. Therefore, when t\ns 
increases, the current decreases. We simulated a CNTFET with gate insulator thickness at 
lnm, 2nm, and 3nm, and the results are shown in Figure 4.6. 
SB height: The most commonly studied devices are mid-gap SBFETs, i.e., </?SB = Es/2, 
and all the simulations so far have only considered mid-gap transistors. Under this con-
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^GS ( V ) 
Figure 4.6: The effect of insulator thickness on CNTFET drain current. VDS=0-6V, default 
gate insulator dielectric constant is 3.9, and channel length is 20nm. 
dition, the minimum current occurs at VGS = Vbs/2. However, depending on the contact 
work functions, the SB height can differ from Es/2 [19]. As the SB height increases, the 
electron current is lowered and hole current is larger, so that the right branch of the curve 
is shifted down, the left branch shifted up, and the minimum current point moves to the 
right. When the SB height decreases, the right branch shifts up, the left branch shifts down, 
and the minimum current point shifts to the left, as shown in Figure 4.7. Our results for 
</?SB = 0, Eg/2, and Ea are shown in Figure 4.7. 
4.3.2 GNRFET simulation 
So far, we have only presented modeling techniques for SB-type CNTFETs. However, 
our model can also be used to simulate GNRFETs. Since GNRs and CNTs share many 
properties, here we discuss the necessary changes needed to be done in order to simulate 
SB-type GNRFETs and present the results. 
Modeling the energy diagram: CNTs are cylinder and could have very symmetric coaxial 
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Figure 4.7: The effect of SB height on CNTFET drain current. VDS=0.6V, *ins is 1.5nm and 
channel length is 20nm. 
gate structure for CNTFETs. However, due to the 2-D planar structure, GNRFETs usually 
have back-gate or double-gate geometry. In the proposed model, we consider a typical 
double-gate structure. The schematic of the double-gate structure is shown in Figure 4.8. 
Owing to the change of device structure, the modeling of the energy diagram for CNTFETs 
is no longer suitable. For GNRFETs, the conduction band Ec near the two contacts can be 
modeled as [28]: 
2(</?sB - ^ b o t ) . 
^CleftO) = ^SB " 
-Ec.rightO) = (<^SB - qVps) 
IT 
-arccos(e ( § ^ 
(V SB Eh bot qVi DSJ 
-arccos e 
/ ( = - t ) - i 
n 
It should be noted that although the energy diagram near the two contacts is changed for 
GNRFETs, the basic energy band structure along the transport direction as shown in Fig-
ure 3.4 is not influenced. 
Different expressions for kA: The perpendicular momentum kx used in WKB approach 
has different expressions for CNTs and GNRs. For GNRs, kz of the rtth subband is given 
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Figure 4.8: Double-gate CNTFET. (a) and (b) are cross sections along and perpendicular 
to the channel direction of the GNRFET. 
by [28]: 
h = —(\Ec,v(z)\-\E\+nEg/2) 
here V( is the Fermi velocity of graphene and takes the value of 1000000 m/s. Since kz in 
graphene has the simple linear relationship with E, the first piecewise linear approximation 
proposed in this thesis for simplifying the evaluation of tunneling probability is no longer 
needed. Therefore, the simulation of GNRFETs is even simpler than the simulation of 
CNTFETs. 
Figure 4.9 presents results comparing our model and NanoTCAD ViDES for a double-
gated GNRFET with an N-\2 armchair-edge GNR channel and £ins = 2nm. Further, the 
proposed model can also incorporate the effects of edge bond relaxation and third nearest 
neighbor interactions that have been shown to play an important role in GNRs. 
4.4 Conclusions 
In this chapter we propose an accurate and time-efficient semi-analytical model for both 
SB-type CNTFETs and GNRFETs. The proposed model is computationally efficient be-
cause it addresses two computational burdens in the semi-classical approaches: (i) the 
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Figure 4.9: Results for a GNRFET with N=\2 armchair-edge GNR channel and tins = 2nm. 
evaluation of tunneling probability and (ii) the self-consistent calculation of the surface 
potential. Compared with the existing models, it is more time-efficient than the Stanford 
SB-type FET model in [22], gives more physical intuition than the model from Arizona 
State University [5], and surpass the model proposed by Jimenez [28, 29] in that it can 
also simulate devices not beyond the quantum capacitance limit. Our model is also much 
more faster than the NEGF-based atomic simulator ViDES. It is demonstrated that the pro-
posed semi-analytical model is one and four orders of magnitude faster than the original 
semi-classical model and ViDES, respectively, without significant loss in accuracy. 
Chapter 5 
Reducing ambipolarity 
Although CNTFETs and GNRFETs have been widely regarded as the potential next-generation 
candidate for nanoelectronics, there are several challenges that are currently being ad-
dressed. One of the most important challenges for CNTFETs and GNRFETs is that most of 
the fabricated devices are SB-type and exhibit ambipolar conduction, as can be seen from 
the simulation results in Section 4.3. Ambipolar conduction is undesirable for the follow-
ing reasons. First, it lowers the 7on//0ff ratio of the device. It can be seen from Figure 4.3 
that for a (13,0) CNTFET, the Jon//off ratio is only 2 orders of magnitude for a supply 
voltage of 0.4V, and is even less than 1 orders of magnitude for a supply voltage of 0.8V. 
Second, the minimum current point is usually not at VGS=0. While these features of the 
ambipolar conduction may be acceptable for analog application where transconductance 
is more important, it is definitely not acceptable for digital applications. The low Ion/I0(f 
ratio will cause extra static power loss, lower the static noise margin (SNM), and may even 
result in functional failure. Hence, this problem must be addressed. 
In order to reduce ambipolarity, many techniques have been proposed. MOSFET-type 
FETs exhibit unipolar conduction and is preferable in digital applications, yet they require 
doping of CNTs or GNRs which is a very difficult task and is still under study. In [51] it 
is proposed that by choosing the contact electrode with a proper work function, ambipolar 
conduction can be reduced, for example, Pd can minimize the SB height for holes in p-
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type transistors as compared to Ti/Au. This results could be seen from Figure 4.7 that 
SB height could influence the minimum conduction point and increases the Ion/ I0K ratio. 
In [33], the authors proposed to use two independent gates to control the flow of current, and 
hence eliminate ambipolar conduction. The authors fabricated a double-gated CNTFET 
and the measured results demonstrated that this approach was successful. In this chapter, 
the proposed model in Chapter 3 will be further extended to treat the double-gate CNTFET. 
The chapter is organized as follows. The double-gate CNTFETs fabricated in [33] is 
first introduced in Section 5.1, and then in Section 5.2 we will describe how to extend the 
model to simulate the double-gate CNTFET. 
5.1 Double-gate CNTFETs 
The double-gate CNTFET design was proposed in [33] in order to suppress the ambipolar 
conduction. The scanning electron microscopy (SEM) image of the double-gate structure 
is shown in Figure 5.1. The double-gate CNTFET uses metal as drain and source contacts, 
and thus has SBs at two channel ends. However, different from the traditional back-gated 
SB-type FETs, the double-gate CNTFET possesses an additional Al gate electrode placed 
underneath the nanotube between the source and drain contacts. Therefore, both the sili-
con back gate and the Al gate could influence the conduction of the device. The Al gate 
is used as the primary gate that governs the switching of the CNT channel in region B, 
while the SBs at two channel ends are controlled by the silicon back gate and also prevents 
the electrostatics in region A from being influenced by the Al gate. The /DS-^SI and VAI 
relationship is shown in figure 5.2. It can be seen that when VSi=VAl, the two gates can 
be regarded as a single equivalent gate and the FET exhibits strong ambipolar conduction. 
However, when Vsi is positive, the ambipolar conduction is reduced and the device exhibits 
n-type behavior. When Vsi is negative, on the contrary, the device exhibits p-type behavior. 
Therefore, by setting the voltage on silicon gate to be either high or low, the device can be 
tuned between either n-type or p-type, eliminating the ambipolar conduction. 
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Figure 5.1: The device layout of a dual-gate CNTFET [33], showing the SEM image of a 
CNFET with an Al middle gate underneath the nanotube. The area between the Al gate 
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5.2 Model for double-gate CNTFETs 
The double-gate CNTFET has attracted strong interest in the device community as well as 
the circuit community after it was proposed. Since this device could be in-field configured 
41 
as either p-type or n-type, many novel circuit structures have been proposed utilizing this 
unique property [6,7]. However, one of the most important problems for circuit design-
ers is that to date there is no accurate and computationally efficient model for this novel 
device. Existing semi-classical approach [20] for double-gate CNTFETs do not consider 
the effect of SBs and gives over-optimistic results. On the other hand, although the NEGF 
based atomic simulator such as ViDES could simulate the double-gate transistor, it is com-
putationally too expensive and cannot be used in circuit designs. Furthermore, the NEGF 
simulator is almost like a black box for designers and hardly any physical intuition can be 
obtained to guide circuit design. As a result, due to the lack of a fast and accurate model, 
the designers currently use the MOSFET-type CNTFET model when validating their cir-
cuit designs [6,7]. However, it is widely known that MOSFET-type FETs are very different 
from SB-type FETs in terms of both the physical structure and the principle for conduc-
tion. Since the double-gate CNTFET also originate from SB-type FETs, it is reasonable to 
assume that MOSFET-type FET models cannot give accurate results when simulating the 
double-gate CNTFET. Therefore, it is very timely to propose a fast, accurate, and physi-
cally intuitive model for the design community. 
In this section, we propose to extend the model described in Chapter 3 to simulate 
the double-gate CNTFET. The basic flow of the simulation process is very similar to that 
presented in Chapter 3, and in this section only the necessary changes will be presented. 
5.2.1 Principle of operation 
Before introducing the semi-analytical model for the double-gate CNTFETs, we first illus-
trate the principle of operation of the novel device. The energy band diagram alongside the 
channel direction is shown in Figure 5.3 for different polarity gate and gate voltages. In 
Figure 5.3(a) and (b), the voltage on polarity gate VPQ so electron conduction dominates 
and the device is configured as n-type. In Figure 5.3(a), the voltage on the primary gate VQ 
is low, so there is a high energy barrier inside the channel. When electrons tunneling from 
the source enter the channel, the energy barrier will prevent them from reaching the drain 
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Figure 5.3: The energy band diagram under different polarity gate voltage VPG and primary 
gate voltage VG 
contact, hence the drain current is small. However, in Figure 5.3(b) when both VPG and 
VQ are high, there is no barrier inside the channel. Therefore electrons that enter from the 
source easily reach the drain contact, leading to large conduction current. In Figure 5.3(c) 
and (d) VPG is low, so hole conduction dominates and the device is configured as p-type. If 
VQ is high as shown in Figure 5.3(c), holes tunneling from the drain contact will face a large 
energy barrier inside the channel, and thus the current will be low. If VQ is low as shown in 
Figure 5.3(d), however, there is no barrier inside the channel and the hole conduction will 
be prominent. 
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5.2.2 Double-gate CNTFET model 
The double-gate CNTFET considered in this section has a coaxial gate geometry as shown 
in Figure 5.4. The polarity gate, which controls the device to be p-type or n-type, locates 
at two sides of the channel. It should be noted that the polarity gate near the source contact 
is connected to that near the drain contact, so there is only one polarity gate. The gate in 
the middle of the channel is the primary gate that actually governs the switching of the 
CNT channel. The gate in each region has the same length of 20nm, and the whole channel 
length is 60nm. We propose this gate-all-around structure because it could guarantee that 
the gate in each region has the largest control over the region and is least influenced by the 
other gate. 
The evaluation of transmission coefficient: The drain current for the double-gate CNT-
FET is still calculated through the Landauer formula as introduced in Chapter 3. Therefore, 
the task is the evaluation of the transmission coefficient through the channel. The idea can 
be broadly expressed as: (i) The double gate CNTFET is first divided horizontally into two 
single-gate CNTFETs which have the structure shown in Figure 3.2. For the first single-
gate CNTFET at left, the source is the same as the double-gate CNTFET, the gate is the 
polarity gate near the source contact and the drain is the CNT region controlled by the pri-
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mary gate of the double-gate CNTFET. For the second single-gate CNTFET at right, the 
source is the CNT region controlled by the primary gate of the double-gate CNTFET, the 
drain is the same as the double-gate CNTFET and the gate is the polarity gate near the drain 
contact. The illustration for dividing the double-gate CNTFET is shown in Figure 5.5(a). 
(ii) The transmission coefficient for each single-gate CNTFET is evaluated respectively, 
and then combined to the transmission coefficient of the double-gate CNTFET. 
To better understand the evaluation of transmission coefficient, Figure 5.5 (b) illustrates 
the schematic of the energy band diagram alongside the channel direction. -E^oti, Ehot2 and 
Ehot3 are the bottom of the conduction band inside the channel in the three regions, respec-
tively. Take electron conduction for example, five transmission coefficient Xieftl, Xieft2, 
Trigilti,Tright2 and Tcenter need to be evaluated. Tiefti and Tieft2 stands for the transmission 
coefficient at source and drain contact for the single-gate CNTFET at left, and rrighti, Trig]lt2 
denotes the transmission coefficient at source and drain contact for the single-gate CNT-
FET at right. For Tcenter, it denotes whether the energy of the electron higher than Ehot2 so 
that it can pass through, and is I if the energy of the electron is higher or 0 if the energy of 
the electron is lower. The evaluation approach for the other four transmission coefficient is 
the same as described in Chapter 3: both thermionic and tunneling current is considered, 
and the tunneling probability is calculated through the WKB approach. The final trans-
mission coefficient T is the combination of these five transmission coefficient, according 
to: 
rp rief tiTieft2 
-t left 
•*• r i g h t 
T = 
T\e(tl + 3nieft2 — TieftiTieft2 
-^  r ight! ^right2 
b r i g h t ! + Tjight2 — bright l ^ r i g r ^ 
TLTRTC 
T J T R + TLTC + TRTC - 2TLTRTC 
The modeling of the energy band diagram: The modeling of the energy band structure 
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Figure 5.5: (a) The illustration for the division of the double-gate CNTFET into two single-
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is similar to that described in Chapter 3. Eboti, Ehot2 and £"bot3 are given by: 
Ebot\ = <f>SB + Uscn + qVfb 
Ehot2 = </?SB + Usen + qVfb 
Eboti = VSB + USCR + qVfb 
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where Usc<n, Usci2 and [/scf3 is the surface potential in the three regions controlled by the 
polarity gate and the gate. The conduction band Ec near the source and drain contact for 
the single-gate CNTFET at left and the single-gate CNTFET at right is modeled as: 
-2z 
EcM'ts(z) = </?SB - ('-fiSB - £ b o t l ) ( l - e '™ ) 
EcMto(z) = Ehot2 - (Ebot2 - Eboti)(l - e *"« ) 
-2(z~2L) 
•^Crights(^) = Ebot2 ~ {Ebot2 — Eboii)(l ~ <2 *"« ) 
-2(z-3L) 
Ec,nShto{z) = (VSB -qVos) - (y?SB - Ebo0 -gVbs)(l - e ^ ) 
It should be noticed that in the above expressions, L refers to the channel length controlled 
by a single gate, which is 1/3 or the total channel length. 
Evaluating the surface potential: In order to model the energy band diagram, the surface 
potential still needs to be evaluated. The evaluation of three surface potential takes the 
same flow as described in Chapter 3, however, since the change of £/scf in one region will 
also influence the surface potential in other regions, the three surface potential has to be 
evaluated simultaneously instead of separately. 
Simplification approach: In Chapter 4 two simplification approaches are proposed to 
speed up the simulation process. While the simplification for the tunneling probability is 
still valid here, the simplification for the charge density is no longer valid when simulating 
the double-gate CNTFETs. However, on average the semi-analytical model is still three to 
four orders of magnitude faster than the NEGF simulator ViDES. 
5.2.3 Results 
The results of our proposed semi-analytical model is compared to the rigorous quantum-
theory based atomic simulator ViDES. We consider a CNTFET with coaxial gate geom-
etry and a 60nm long (13,0) CNT channel. The gate insulator is silicon-di-oxide with 
tins = 1.5nm. The SB height is assumed to be half of the band-gap. The I-V curves ob-
tained from the semi-analytical model and ViDES are presented in Figure 4.3. Ambipolar 
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Figure 5.6: Comparison of simulation results between the proposed semi-analytical model 
and ViDES 
characteristics is clearly suppressed. The device clearly exhibit n-type and p-type behavior 
under high VPG and low VPQ respectively. The Ion/I0n ratio is larger than six orders of 
magnitude, which is significantly higher than that of SB-type FETs. It can be seen that 
the difference between the proposed model and ViDES is very small, while the proposed 
model is on average three to four orders of magnitude faster. It should be noticed that in 
the simulation work [20], the Ion/I0n ratio was predicted to be higher than 10 orders of 
magnitude. However, since these models assumed Ohmic contact and lack the treatment of 
tunneling current, the results should be regarded as over-optimistic. 
5.3 Conclusions 
In this chapter, a fast and accurate semi-analytical model for the double-gate CNTFETs is 
proposed. The model is extended from the model proposed in Chapter 3 by dividing the 
double-gate CNTFET into two single-gate CNTFETs. When compared with the results of 
ViDES, the proposed model is on average three to four orders of magnitude faster without 
significant loss of accuracy. 
Chapter 6 
Conclusions and future work 
Since the discovery of CNT and graphene, extensive interest has been attracted by these 
novel materials. CNT and graphene have large carrier mobility for ballistic transport, high 
carrier velocity for fast switching and excellent mechanical and thermal conductivity, there-
fore they are considered very promising in nanoelectronics applications. 
Currently, an important challenge is the propose of accurate and computationally ef-
ficient model for CNT and graphene transistors. In this thesis, we first propose a semi-
analytical model for SB-type CNTFETs and GNRFETs. The model is both accurate and 
computationally efficient because it use piecewise linear simplification for two computa-
tional burdens. When compared to the model without simplification and ViDES, which is a 
very rigorous NEGF based model, the proposed model is one and four orders of magnitude 
faster respectively, without significant loss in accuracy. 
Since SB-type FETs exhibit ambipolar conduction, which is not preferred in digital 
applications, many techniques have been proposed to eliminate ambipolarity. The double-
date CNTFET structure presented in [33] proved to be very successful, and it has attracted 
strong interest in both device community and circuit design community. Many novel circuit 
designs have been proposed based on the double-gate CNTFET, yet no accurate and fast 
model has been introduced so far. In this thesis, we further propose a semi-analytical model 
that is able to simulate double-gate CNTFETs. The results of the model are validated 
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against ViDES. While it is on average three to four orders of magnitude faster, the results 
are very close to that of ViDES. 
The future work can be broadly divided into two aspects, which are modeling part and 
circuit design part. 
6.1 Modeling 
In this thesis a semi-analytical model for CNTFETs and GNRFETs is presented. While 
the proposed model addresses i) both tunneling and thermionic currents, (ii) ambipolar 
conduction (iii) ballistic transport, and (iv) multi-band propagation, there are modeling 
problems that remain to be solved, including: 
Scattering effect: Although CNT and graphene have large carrier mean free path and 
exhibit near ballistic transport, it is demonstrated that scattering effect still influences the 
conduction of CNTFETs and GNRFETs. For example, the acoustic phonon scattering and 
optical phono scattering in CNTFETs are discussed in [12]. Moreover, since GNR in digital 
applications is usually nanometer-wide, the effect of edge scattering in GNRFET can also 
significantly affect the conduction [57]. In order to give a more accurate semi-analytical 
model, we propose to incorporate the scattering effect into the model as the future work. 
Nonidealities and defects: As the size of the transistors scale down to the order of ten 
nanometer, it is almost inevitable that nonidealities and defects will be introduced during 
the fabrication process, and it has been demonstrated that some nonidealities and defects 
can significantly influence the electrical performance of CNTFETs and GNRFETs. For 
example, it is shown that a charge impurity inside the gate oxide near the source or drain 
contact in GNRFET could change the energy band diagram and greatly affect the drain cur-
rent. We propose to incorporate such effects of nonidealities and defects into the proposed 
model as the future work. The first step would be to model how these nonidealities and 
defects affect the energy band diagram inside the channel, particularly near two contacts. 
Then we can examine how the changed energy profile would affect the conduction. 
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Potential to incorporate the model into SPICE: SPICE is a widely-used circuit simula-
tion framework in the design community. While the proposed model is very computation-
ally efficient, we believe incorporating the model into Spice could further help the circuit 
designers in that they can use the model more easily and facilitate the design process. 
Novel device modeling: Recently, many novel device structures have been proposed and 
studied. For example, the p-i-n tunneling transistor has attracted great interest. The source, 
channel and drain of a p-i-n tunneling device are p-doped, intrinsic and n-doped, respec-
tively, and such devices can give very high Ioa/I0ff ratio and very low leakage current. CNT 
and GNR tunneling FETs have been studied and modeled in [30,43,56,58], yet the exist-
ing models are not satisfying in either computational efficiency or accuracy. Therefore, we 
further propose to model such novel devices in our semi-analytical modeling framework. 
6.2 Circuit design 
Since conventional analog and digital circuits are based on unipolar devices, ambipolarity 
was initially considered undesirable. However, while not compatible with conventional 
design methods, the ambipolar conduction on the other hand provides a golden new de-
sign opportunities [6, 7, 40, 50]. We propose to investigate the application of ambipolar 
conduction in both digital and analog domains: 
Digital applications: The double-gate CNTFET modeled in this thesis has in-field polarity 
controllable ability, and recently logic gates based on the novel device has been proposed 
with greater expressive power than conventional CMOS gates, in-field programmability, 
and regular layout, all of which motivate the realization of dense and regular manufac-
turable logic fabrics [6,7,40]. We believe the design principles for the double-gate CNT-
FET could be further generalized. The circuit level abstraction of the double-gate CNTFET 
is shown in Figure 6.1(a). Here D, S, and G are the conventional drain, source, and gate, 
while gate PG determines the polarity of the ambipolar transistor. We propose to generalize 
the design principles for ambipolar logic using the schematic in Figure 6.1(b). The ambipo-
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lar circuit style accepts regular inputs x\, x2, • •., xn and control inputs cs, c\, c-2, • • •, cn. 
The transistor networks Ni and ^2 are duals of each other, following series-parallel rules 
consistent with conventional CMOS. In the simplest case, motivated by the tiny-XOR, the 
input cs (c/) controls the polarity of the supply rail (ground rail) and the polarity gates 
of all the transistors in Ni (N2). If cs is high, the supply rail is high, the ground rail is 
low, the transistors in A^ are p-type, and the transistors in N2 are n-type. Based on this, 
the circuit in Fig. 6.1(c) implements the function /x = (xix2)'. Similarly, if cs is low, the 
circuit implements the function f2 = (xi + x2)'. The circuit thus implements cs/i + c!J2, 
i.e., cs(xix2)' + c's(x,[ + x2)'. Depending on the level of flexibility, i.e., the number of 
double-gated ambipolar transistors whose control inputs cz can be controlled individually 
to determine the polarity of the transistors driven by input x,:, it is possible to realize more 
complex Boolean functions with embedded XORs. This is illustrated for the example in 
52 
Fig. 6.1(d), where the complex function cs(xi (Dei)' + ds(xi tf)Ci), i.e., cs (£xi ®Ci is real-
ized using only 4 transistors. Such gates are significantly more compact and expressive than 
comparable CMOS forms, and also open up new opportunities not only in circuit design 
but also in logic synthesis based on XOR sum-of-product representations. We believe that 
the ability to control transistors polarity brings significant flexibility to logic circuit design, 
especially as fabrication techniques advance and multi-gate device technologies mature. 
(a) ( b ) (0 small signal (carrier) 
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Figure 6.2: (a) OPC amplifier and (b) Waveforms for BPSK 
Analog applications: In the analog domain, the ambipolar conduction can be controlled by 
biasing, so there is no need for an extra gate. Ambipolar conduction can be used to simul-
taneously achieve both positive and negative gain by controlling the gate bias. This idea is 
illustrated using a single transistor amplifier, called the output polarity controllable (OPC) 
amplifier. The OPC amplifier, whose schematic is shown in Fig. 6.2(a), is based on the 
common source/drain amplifier for unipolar devices. When an ambipolar transistor is used 
to replace the unipolar transistor, the choice of bias point(s) results in simple yet highly ef-
ficient designs for core analog components such as full-wave rectification, frequency dou-
bling, phase shift keying, and phase detection. The first such design reported in literature, 
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based on graphene, uses a single bias point such that Vhias = Vmm [50]. In this configura-
tion, the output of the OPC amplifier has a fundamental frequency that is double that of the 
input signal and it functions both as a full-wave rectifier and a frequency doubler. Since 
analog design allows the use of multiple bias voltages, we believe that this principle can be 
generalized as follows. When the OPC amplifier is biased such that Vbias < Vmm (Vmm is 
the minimum conduction point), the small-signal transconductance gm = dIc\/dVgs is neg-
ative, leading to a negative gain (dVonl/dVgs = RioaddId/dVgs = R\oadgm)- Similarly, if 
Hias > Knin, the transconductance is positive and the gain of the OPC amplifier is positive. 
When only a single bias voltage Vb;^  = Vm-m is chosen, a small signal input sees a positive 
gain in its positive phase and a negative in its negative phase, resulting in both full-wave 
rectification and frequency doubling. When two bias voltages are used, it is possible to 
use a large square-wave signal as the input such that the square-wave switches the OPC 
amplifier between positive and negative gain modes. In this configuration, the OPC ampli-
fier functions as a phase modulator with applications to both analog and digital electronics. 
For example, if the square-wave is actually the data stream, and it modulates the phase of 
a high-frequency carrier sine signal, the OPC amplifier realizes binary phase shift keying 
(BPSK), illustrated in Figure 6.2(b), 
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